

(12) UK Patent Application (19) GB (11) 2 319 372 (13) A

(43) Date of A Publication 20.05.1998

(21) Application No 9803110.7

(22) Date of Filing 10.11.1994

Date Lodged 13.02.1998

(30) Priority Data

(31) 05304686
05284651

(32) 10.11.1993
15.11.1993

(33) JP

(62) Divided from Application No 9422715.4 under Section 15(4) of the Patents Act 1977

(51) INT CL⁶
G06G 7/16

(52) UK CL (Edition P)
G4G GTN G3A2

(56) Documents Cited
EP 0171653 A

(58) Field of Search
UK CL (Edition P) G4G GTN , H3W WVX
INT CL⁶ G06G 7/16
ONLINE:WPI

(71) Applicant(s)

NEC Corporation

(Incorporated in Japan)

7-1,Shiba 5-Chome, Minato-Ku, Tokyo, Japan

(74) Agent and/or Address for Service

Mathys & Squire

100 Grays Inn Road, LONDON, WC1X 8AL,
United Kingdom


(72) Inventor(s)

Katsuji Kimura

(54) Bi-MOS multiplier

(57) A Bi-MOS multiplier is provided which can enable linearity of the output differential current of cross-coupled, source-coupled pairs of the multiplier to be improved to enable a wide input voltage range to be obtained.

FIG. 6



GB 2 319 372 A

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 11




FIG. 12




FIG. 13





FIG. 14



BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to

5

a multiplier for
multiplying two input signals, and more particularly, to

a multiplier operable within wider
10 input voltage ranges and to be realized on bipolar-MOS (Bi-MOS) integrated circuits.

2. Description of the Prior Art

Fig. 1 shows a conventional OTA of this type that has the
simplest configuration, which is disclosed in Ph.D.
15 discertation, University of California, Berkeley, CA, 1985,
entitled "High-frequency CMOS continuous time filters"
written by H. Khorramabadi. This OTA is composed of first
and second source-coupled pairs of MOS field-effect transis-
tors (MOSFET) whose drains are cross-coupled, and is termed
20 an MOSOTA.

As shown in Fig. 1, n-channel MOS transistors M11 and M12
with the same transconductance parameter β_1 form a first
balanced differential pair that is driven by a first constant

current source (current: I_{SS1}). N-channel MOS transistors M13 and M14 with the same transconductance parameter β_2 form a second balanced differential pair that is driven by a second constant current source (current: I_{SS2}), where $\beta_1 \neq \beta_2$.

5 Sources of the first and second transistors M11 and M12 are coupled together to be connected to the first current source. Sources of the third and fourth transistors M13 and M14 are coupled together to be connected to the second current source.

10 Gates of the transistors M11 and M13 are coupled together to be connected to one end 11 of an input end pair. Gates of the transistors M12 and M14 are coupled together to be connected to the other end 12 of the input end pair. An input voltage V_i is applied across the pair of input ends 11 and 12.

15 Drains of the transistors M11 and M14 are coupled together and drains of the transistors M12 and M13 are coupled together. A differential output current ΔI of the conventional MOSOTA is derived from the coupled drains of the transistors M11 and M14 and those of the transistors M12 and M13.

20 The differential output current ΔI is obtained by the following way:

Here, drain currents of the transistors M11, M12, M13 and

M14 are defined as I_{D11} , I_{D12} , I_{D13} , I_{D14} , respectively; then, the differential output current ΔI can be expressed as $\Delta I = (I_{D11} + I_{D14}) - (I_{D12} + I_{D13})$.

The transconductance parameters β_1 and β_2 are defined as
 5 $\beta_1 = \mu(C_{ox}/2)(W1/L1)$ and $\beta_2 = \mu(C_{ox}/2)(W2/L2)$ where μ is the effective surface mobility of a carrier, C_{ox} is the gate oxide capacitance per unit area, $W1$ and $L1$ are a gate-width and a gate-length of the transistors M11 and M12 and $W2$ and $L2$ are a gate-width and a gate-length of the transistors M13 and
 10 M14, respectively. Also, C_{ox} is expressed as (ϵ_{ox}/t_{ox}) where ϵ_{ox} and t_{ox} are the dielectric constant and the thickness of the gate oxide, respectively.

A differential output current ΔI_{11} ($= I_{D11} - I_{D12}$) of the first balanced differential pair is expressed by the following equations (1a) and (1b) as
 15

$$\Delta I_{11} = \beta_1 V_i \sqrt{\left(\frac{2I_{SS1}}{\beta_1}\right) - (V_i^2)} \quad (|V_i| \leq \sqrt{\frac{I_{SS1}}{\beta_1}}) \quad (1a)$$

$$\Delta I_{11} = I_{SS1} S_{gn}(V_i) \quad (|V_i| \geq \sqrt{\frac{I_{SS1}}{\beta_1}}) \quad (1b)$$

Similarly, a differential output current ΔI_{12} ($= I_{D14} - I_{D13}$) of the second balanced differential pair is expressed by
 20 the following equations (2a) and (2b) as

$$\Delta I_{12} = \beta_2 V_i \sqrt{\left(\frac{2I_{SS2}}{\beta_2}\right) - (V_i^2)} \quad (|V_i| \leq \sqrt{\frac{I_{SS2}}{\beta_2}}) \quad (2a)$$

$$\Delta I_{12} = I_{SS2} S_{gn}(V_i) \quad (|V_i| \geq \sqrt{\frac{I_{SS2}}{\beta_1}}) \quad (2b)$$

Here, assuming that $(I_{SS1}/\beta_1)^{1/2} > (I_{SS2}/\beta_1)^{1/2}$ since generality is not lost, the differential output current ΔI of the conventional MOSOTA can be expressed by the following equation (3) as

$$\begin{aligned} \Delta I &= \Delta I_{11} - \Delta I_{12} \\ &= \beta_1 V_i \sqrt{\left(\frac{2I_{SS1}}{\beta_1}\right) - (V_i^2)} - \beta_2 V_i \sqrt{\left(\frac{2I_{SS2}}{\beta_2}\right) - (V_i^2)} \end{aligned} \quad (3)$$

where $|V_i| \leq (I_{SS2}/\beta_2)^{1/2}$.

The equation (3) can be approximated by the following equation (4) that is obtained by using an approximation equation disclosed in ICICE Transactions on Electronics, Vol. E76-C, No. 5, pp 720, May 1993, entitled "A Unified Analysis of Four-Quadrant Analog Multipliers Consisting of Emitter- and Source-Coupled Transistors Operable on Low Supply Voltage" written by the inventor, K. KIMURA.

$$\Delta I = \sqrt{2\beta_1 I_{SS1}} \cdot V_i \left(\frac{1 - (1 - \sqrt{\frac{1}{2}}) \cdot V_i^2}{(I_{SS1}/\beta_1)} \right) - \sqrt{2\beta_2 I_{SS2}} \cdot V_i \left(\frac{1 - (1 - \sqrt{\frac{1}{2}}) \cdot V_i^2}{(I_{SS2}/\beta_2)} \right) \quad (4)$$

To make the transconductance of the MOSOTA linear in the equation (3), all of the quadratic and higher terms of the input voltage V_i need to be zero. This means that the cubic term of V_i , i.e., V_i^3 in the equation (4) needs to be zero.

Therefore, the necessary condition for making the transconductance of the conventional MOSOTA linear can be expressed by the following equation (5) as

$$\frac{\beta_1 \sqrt{\beta_1}}{\beta_2 \sqrt{\beta_2}} = \frac{\sqrt{I_{SS1}}}{\sqrt{I_{SS2}}} \quad (5)$$

The input-output and transconductance characteristics of the conventional MOSOTA in Fig. 1, which are obtained under the above condition (5), are shown in Figs. 2 and 3, respectively.

The transconductance characteristic curves T1 to T12 shown in Fig. 3 are obtained under the conditions in the table 1

shown below where

$$X = \frac{(I_{SS1}/I_{SS2})}{(\beta_1/\beta_2)}$$

Table 1

CHARACTERISTIC	X	I _{SS2}	β ₂
T1	0.49	0	—
T2		0.242 I _{SS1}	0.495 β ₁
T3		0.277 I _{SS1}	0.566 β ₁
T4	0.5625	0.318 I _{SS1}	0.566 β ₁
T5		0.375 I _{SS1}	0.667 β ₁
T6		0.398 I _{SS1}	0.707 β ₁
T7	0.5916	0.377 I _{SS1}	0.637 β ₁
T8	0.7	0.410 I _{SS1}	0.586 β ₁
T9		0.471 I _{SS1}	0.674 β ₁
T10		0.512 I _{SS1}	0.732 β ₁
T11		0.525 I _{SS1}	0.751 β ₁
T12	0.81	0.680 I _{SS1}	0.839 β ₁

From the characteristics shown in Figs. 2 and 3, it is seen that the transconductance only changes within about 4 %

over 70 % of the operable input voltage range or more, and as a result, the linearity of the transconductance characteristic is improved in a sufficient wide input voltage range without using a complex circuit.

5 By the way, to realize the conventional MOSOTA on an LSI, it is required that the transconductance parameter ratio (β_2/β_1) i.e., $(W_2/L_2)/(W_1/L_1)$ has a specified value and that the driving current ratio (I_{SS2}/I_{SS1}) also has a specified value. Further, to make the ratios possibly exact, the
10 values of the transconductance parameter ratio (β_2/β_1) and the driving current ratio (I_{SS2}/I_{SS1}) need to be either natural numbers or ratios of natural numbers, respectively.

Therefore, unit MOS transistors has to be employed in order to realize at least one of a desired value of the
15 transconductance parameter ratio (β_2/β_1) and a desired value of the driving current ratio (I_{SS2}/I_{SS1}), which increases the number of the transistors incorporated and the chip occupation area of the conventional MOSOTA.

On the other hand, Fig. 4 shows a conventional Bi-MOS
20 multiplier, which is composed of cross-coupled, emitter-coupled pairs 50 of npn bipolar transistors Q11, Q12, Q13 and Q14 and a source-coupled pair 60 of MOS field-effect transistors M15 and M16. The cross-coupled, emitter-coupled pairs
50 are applied with a first input voltage V_1 and the source-

coupled pair 60 is applied with a second input voltage V_2 .
The source-coupled pair 60 is driven by a constant current
source (current: I_0).

In detail, the cross-coupled, emitter-coupled pair 50 is
5 composed of a first emitter-coupled pair of npn transistors
Q11 and Q12 whose collectors are coupled together and a
second emitter-coupled pair of npn transistors Q13 and Q14
whose collectors are coupled together.

The coupled collectors of the transistors Q11 and Q13 are
10 connected to one end 56 of an output end pair. The coupled
collectors of the transistors Q12 and Q14 are connected to
the other end 57 of the output end pair. A differential
output current ΔI_{OUT} of the conventional Bi-MOS multiplier is
derived from the pair of the output ends 56 and 57.

15 Bases of the transistors Q11 and Q14 are coupled together
to be connected to one end 51 of a first input end pair.
Bases of the transistors Q12 and Q13 are coupled together to
be connected to the other end 52 of the first input end pair.
The first input voltage V_1 is applied across the first pair
20 of the input ends 51 and 52.

The source-coupled pair 60 is composed of n-channel MOS
transistors M15 and M16 whose sources are coupled together to
be connected to the constant current source.

A drain of the transistor M15 is connected to the coupled

emitters of the bipolar transistors Q11 and Q12. A drain of the transistor M16 is connected to the coupled emitters of the bipolar transistors Q13 and Q14. A differential output current ΔI_{10} is outputted from the drains of the MOS transistors M15 and M16 to drive the cross-coupled, emitter-coupled pairs 50.

A gate of the MOS transistor M15 is connected to one end 61 of a second input end pair. A base of the transistor M16 is connected to the other end 62 of the second input end pair. The second input voltage V_2 is applied across the second pair of the input ends 61 and 62.

The differential output current ΔI_{OUT} of the conventional Bi-MOS multiplier is expressed by the following equations (6a) and (6b) as

$$\Delta I_{OUT} = \alpha_{Fn} \beta \left(V_2 \sqrt{\frac{2I_0}{\beta} - V_2^2} \right) \tanh \left(\frac{V_1}{2V_T} \right) \quad (6a)$$

$$\left(|V_2| \leq \sqrt{\frac{2I_0}{\beta}} \right)$$

$$\Delta I_{OUT} = \alpha_{Fn} I_0 \operatorname{Sgn}(V_2) \tanh \left(\frac{V_1}{2V_T} \right) \quad (6b)$$

$$\left(|V_2| \geq \sqrt{\frac{2I_0}{\beta}} \right)$$

In the equations (6a) and (6b), α_{Fn} is the dc common-base current gain factor of an npn bipolar transistor, β is the

transconductance parameters of the MOS transistors M15 and M16, and V_T is the thermal voltage that is expressed as $V_T = kT/q$ where k is Boltzmann's constant, T is absolute temperature in degrees Kelvin and q is the charge of an electron.

5 From the equations (6a) and (6b), it can be confirmed that in the cross-coupled, emitter-coupled pairs 50, the non-linearity of the differential output current ΔI_{OUT} is -7.6 % when $V_1 = 2V_T$ so that the absolute value of the first input voltage V_1 is limited to less than $2V_T$, i.e., $|V_1| < 2V_T$.

10 It can also be confirmed that in the source-coupled pair 60, the input voltage range for the second input voltage V_2 is decided by a ratio of the driving current I_0 and the transconductance parameter β , i.e., (I_0/β) , so that the non-linearity of the differential output current ΔI_{I_0} is 7 % or
15 less when the second input voltage V_2 is less than $0.5 \cdot ((2I_0)/\beta)^{1/2}$, i.e., $|V_2| < 0.5 \cdot [(2I_0)/\beta]^{1/2}$.

As described above, with the conventional Bi-MOS multiplier in Fig. 4, as shown in the equations (6a) and (6b), the driving current I_0 needs to be increased in order to widen
20 the input voltage range for the second input voltage V_2 .

There are other related prior art as follows:

The Japanese Non-Examined Patent Publication No. 60-146371 (August, 1985) discloses a CMOS analog multiplier with a wide dynamic range. The CMOS analog multiplier contains a first

differential pair of first and second MOSFETs whose sources are coupled together and a second differential pair of third and fourth MOSFETs whose sources are coupled together.

5 The coupled sources of the first and second MOSFETs are connected to a first constant current sink and the coupled sources of the third and fourth MOSFETs are connected to a second constant current sink.

10 Gates of the first and second MOSFETs are coupled together to be connected to one end of a first input end pair. Gates of the third and fourth MOSFETs are coupled together to be connected to the other end of the first input end pair. A first input voltage to be multiplied is applied across the first input end pair.

15 Substrates of the first and second MOSFETs are coupled together to be connected to one end of a second input end pair. Substrates of the third and fourth MOSFETs are coupled together to be connected to the other end of the second input end pair. A second input voltage to be multiplied is applied across the second input end pair.

20 Drains of the first and third MOSFETs are coupled together to be connected to a first load. Drains of the second and fourth MOSFETs are coupled together to be connected to a second load. A first input voltage to be multiplied is applied across the first input end pair.

The Japanese Non-Examined Patent Publication No. 61-105912 (May, 1986) discloses a mixer circuit that can be easily formed on semiconductor integrated circuits and that can provide a sufficient conversion gain even while the input
5 signal is small in amplitude.

The mixer circuit contains a double-balanced multiplier with two inputs and one output and a differential amplifier for amplifying two input signals and applying the input signals thus amplified to the multiplier differentially. The
10 multiplier and the differential amplifier are composed of bipolar transistors, respectively.

The Japanese Non-Examined Patent Publication No. 3-4615 (January, 1991) discloses a multiplier in which an improved efficiency for taking out the frequency component of a clock
15 signal can be obtained.

The multiplier contains first and second differential pairs of bipolar transistors whose respective emitters have resistors in order to widen the linear range of the input-output characteristics.

20 The Japanese Non-Examined Patent Publication No. 3-75977 (March, 1991) discloses a multiplier in which an output with a square-law characteristic can be obtained efficiently even if a difference between the dc biases to positive- and opposite-phase input signals.

The multiplier contains first and second differential amplifiers of bipolar transistors that are driven by the respective driving currents equal in value to each other provided at an input stage of the multiplier. First and second outputs are derived from first and second load resistances of the differential amplifiers. The first and
5 second outputs are inputted into the multiplier through emitter followers, respectively.

An object of at least the preferred embodiments of the present invention is to provide a Bi-MOS multiplier in which a wider input voltage range can be obtained than the conventional one shown in Fig. 4 without increase in driving current.

According to the present invention, a Bi-MOS multiplier is provided, which
10 contains a cross-coupled, emitter-coupled pairs applied with a first input voltage and a cross-coupled, source-coupled pairs applied with a second input voltage. The cross-coupled, emitter-coupled pairs are driven by a differential output current of the cross-coupled, source-coupled pairs.

The cross-coupled, emitter-coupled pairs are composed of a first differential
15 pair of first and second bipolar transistors whose emitters are coupled together and a second differential pair of third and fourth bipolar transistors whose emitters are coupled together.

The collectors of the first and third bipolar transistors are coupled together and the collectors of the second and fourth bipolar transistors are coupled together. A
20 differential output current of the multiplier is derived from the coupled collectors of the first and third transistors and the coupled collectors of the second and fourth transistors.

Bases of the first and fourth transistors are coupled together and bases of the second and third transistors are coupled together. The first input voltage is applied
25 across

the coupled bases of the first and fourth transistors and the coupled bases of the second and third transistors.

The cross-coupled, source-coupled pairs are composed of a third balanced differential pair of first and second MOS field-effect transistors whose sources are coupled together, and a fourth balanced differential pair of third and fourth MOS field-effect transistors whose sources are coupled together.

The first and second MOS transistors have the same transconductance parameter β_{11} and the third and fourth MOS transistors have the same transconductance parameter β_{12} .

The coupled sources of the first and second MOS transistors are connected to a first constant current source whose constant current is I_{01} , and the coupled sources of the third and fourth MOS transistors are connected to a second constant current source whose constant current is I_{02} .

Drains of the first and fourth MOS transistors are coupled together to be connected to the coupled emitters of the first and second bipolar transistors. Drains of the second and third MOS transistors are coupled together to be connected to the coupled emitters of the third and fourth bipolar transistors. The differential output current of the cross-coupled, source-coupled pairs is outputted from the coupled drains of the first and fourth MOS transistors and

the coupled drains of the second and third MOS transistors.

Gates of the first and third MOS transistors are coupled together and gates of the second and fourth transistors are coupled together. The second input voltage is applied across the coupled gates of the first and third MOS transistors and the coupled gates of the second and fourth transistors.

The currents I_{01} and I_{02} of the first and second constant current sources and the transconductance parameters β_{11} and β_{12} of the first, second, third and fourth MOS transistors have such a relationship as

$$\left(\frac{\beta_{11}}{\beta_{12}} \right)^{3/2} = \sqrt{\frac{I_{01}}{I_{02}}}$$

With the Bi-MOS multiplier of the invention, since the currents I_{01} and I_{02} of the first and second constant current sources and the transconductance parameters β_{11} and β_{12} have the above relationship, linearity of the output differential current of the cross-coupled, source-coupled pairs is improved. As a result, a wider input voltage range can be obtained than the conventional one shown in Fig. 4 with no increase of the currents I_{01} and I_{02} .

The Bi-MOS multiplier of the present invention is

different from the prior-art CMOS analog multiplier
5 disclosed in the Japanese Non-Examined Patent Publication No.
60-146371 because the prior-art CMOS analog multiplier is
composed of only MOSFETs.

Also, the Bi-MOS multiplier of the present invention is
different from both of the prior-art mixer
10 circuit disclosed in the Japanese Non-Examined Patent
Publication No. 61-105912 and the prior-art multipliers
disclosed in the Japanese Non-Examined Patent Publication Nos.
3-4615 and 3-75977 because the prior-art ones are composed of
only bipolar transistors, respectively.

15 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram showing a conventional
MOSOTA.

Fig. 2 is a graph showing the input-output characteristic
of the conventional MOSOTA shown in Fig. 1.

20 Fig. 3 is a graph showing the transconductance character-
istic of the conventional MOSOTA shown in Fig. 1.

Fig. 4 is a circuit diagram showing a conventional Bi-MOS
multiplier.

Fig. 5 is a circuit diagram of an MOSOTA.

Fig. 6 is a circuit diagram of a Bi-MOS multiplier according to a first embodiment of the invention.

Fig. 7 is a graph showing the input-output characteristic of the Bi-MOS multiplier shown in Fig. 6.

Fig. 8 is a circuit diagram of a Bi-MOS multiplier.

Fig. 9 is a circuit diagram of a Bi-MOS multiplier, according to a second embodiment of the invention.

Fig. 10 is a circuit diagram of another Bi-MOS multiplier.

Fig. 11 is a circuit diagram of a Bi-MOS multiplier, according to a third embodiment of the invention.

Fig. 12 is a circuit diagram of yet another Bi-MOS multiplier.

Fig. 13 is a circuit diagram of a Bi-MOS multiplier, according to a fourth embodiment of the invention.

Fig. 14 is a circuit diagram of another Bi-MOS multiplier.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described below.

As shown in Fig. 5, a MOSOTA is composed of a first
5 balanced differential pair of n-channel MOS field-effect
transistors M1 and M2 whose sources are coupled together and
a second balanced differential pair of n-channel MOS field-
effect transistors M3 and M4 whose sources are coupled
together.

10 These four transistors M1, M2, M3 and M4 have the same
capability i.e., transconductance parameter β_3 .

The coupled sources of the first and second transistors
M1 and M2 are connected to a first constant current source
(current: I_{SS3}), so that the first balanced differential pair
15 is driven by the first current source. Similarly, the
coupled sources of the third and fourth transistors M3 and M4
are connected to a second constant current source (current:
 I_{SS4}), so that the second balanced differential pair is driven
by the second current source, where $I_{SS3} \neq I_{SS4}$.

20 The first and second current sources are arranged between
the first and second differential pairs and the ground,
respectively.

Drains of the transistors M1 and M4 are coupled together
and drains of the transistors M2 and M3 are coupled together.

A differential output current ΔI_1 of the MOSOTA is derived from the coupled drains of the transistors M1 and M4 and those of the transistors M2 and M3.

Gates of the transistors M1 and M3 are connected through a first resistor (resistance: R_{11}) to each other. Gates of the transistors M2 and M4 are connected through a second resistor (resistance: R_{11}) to each other. Gates of the transistors M3 and M4 are connected through a third resistor (resistance: R_{12}) to each other.

The gate of the transistor M1 is connected to one end 1 of an input end pair and the gate of the transistor M2 is connected to the other end 2 of the input end pair. An input voltage V_1 is supplied to the pair of the input ends 1 and 2 to be applied directly across the gates of the transistors M1 and M2.

A voltage produced by dividing the input voltage V_1 , i.e., (V_1/C_1) , is applied across the gates of the transistors M3 and M4, where C_1 is a constant ($C_1 > 1$).

The differential output current ΔI_1 of the MOSOTA is obtained by the following way:

Here, drain currents of the transistors M1, M2, M3 and M4 are defined as I_{D1} , I_{D2} , I_{D3} and I_{D4} , respectively; then, the differential output current ΔI_1 can be expressed as $\Delta I_1 = (I_{D1} + I_{D4}) - (I_{D2} + I_{D3})$.

The transconductance parameter β_3 is defined as $\beta_3 = \mu(C_{ox}/2)(W_3/L_3)$ where W_3 and L_3 are a gate-width and a gate-length of the transistors M1, M2, M3 and M4, respectively.

A differential output current $\Delta I_1 (= I_{D1} - I_{D2})$ of the first balanced differential pair is expressed by the following equations (6a) and (6b) as

$$\Delta I_1 = \beta_3 V_i \sqrt{\left(\frac{2I_{S3}}{\beta_3}\right) - V_i^2} \quad (|V_i| \leq \sqrt{\frac{I_{S2}}{\beta_3}}) \quad (6a)$$

$$\Delta I_2 = I_{S2} S_{gn}(V_i) \quad (|V_i| \geq \sqrt{\frac{I_{S3}}{\beta_3}}) \quad (6b)$$

Similarly, a differential output current $\Delta I_2 (= I_{D4} - I_{D3})$ of the second balanced differential pair is expressed by the following equations (7a) and (7b) as

$$\Delta I_2 = \frac{\beta_3 V_i}{C} \cdot \sqrt{\left\{\left(\frac{2I_{S4}}{\beta_3}\right) - \frac{V_i^2}{C^2}\right\}} \quad (|V_i| \leq \sqrt{\frac{I_{S4}}{\beta_3}}) \quad (7a)$$

$$\Delta I_2 = I_{S4} S_{gn}(V_i) \quad (|V_i| \geq \sqrt{\frac{I_{S2}}{\beta_3}}) \quad (7b)$$

The constant, i.e., divide ratio C_1 has the following relationship with the resistances R11 and R12 as

$$\frac{1}{C_1} = \frac{R_2}{(2R_1 + R_2)} \quad (C_1 > 1) \quad (8)$$

Therefore, compared with the equations (2a) and (7a) under the condition of $\beta_3 = \beta_2$, it is seen that these equations (2a) and (7a) are in accordance with each other if the following relationship (9) is established.

$$C_1 = \frac{1}{\sqrt{(\beta_2/\beta_1)}} \quad (9)$$

If the divide ratio C_1 , or the resistances R_{11} and R_{12} are decided so that the relationship (9) is established, the circuit configuration shown in Fig. 5 becomes equivalent to that shown in Fig. 1, which provides the same input-output characteristic shown in Fig. 2 and the same transconductance characteristic shown in Fig. 3 as those of the conventional one.

The first, second and third resistors may be made of patterned polysilicon films, respectively. In general, resistors made of the patterned polysilicon films do not increase the distortion of the input signal passing through the resistors if the resistors are produced through popular fabrication process steps. Additionally, such polysilicon resistors do not enlarge the chip areas of the transistors

M1, M2, M3 and M4.

Also, almost voluntary values of the resistance R11 and R12 can be realized because the values will be decided by the minimum measurement or size of a mask used in their fabrication process step.

Further, since the constant C_1 is expressed by a ratio of the resistances R11 and R12 as shown in the equation (8), obtainable value of C_1 is small in fluctuation due to the fabrication processes.

As described above,

the applied voltage to the input ends of the MOS transistors M3 and M4 changes according to the value of the divide ratio C_1 . As a result, a difference between the transconductance parameters of the first balanced differential pair and that of the second balanced differential pair is substantially generated, which is equivalent to the circuit configuration of the conventional one shown in Fig. 1.

Accordingly, an equivalent input-output characteristic and an equivalent transconductance characteristic to those of the conventional one in Fig. 1 can be obtained.

Because the MOS transistors M1, M2, M3 and M4 has the same transconductance parameter β_1 , the MOSOTA can be realized by common-sized transistors without increase in chip area.

Fig. 6 shows a Bi-MOS multiplier according to a first embodiment of the invention.

The Bi-MOS multiplier of the first embodiment contains cross-coupled, emitter-coupled pairs 10 applied with a first input voltage V_1 and cross-coupled, source-coupled pairs 20 applied with a second input voltage V_2 . The cross-coupled, emitter-coupled pairs 10 are driven by a differential output current ΔI_{11} of the cross-coupled, source-coupled pairs 20.

The cross-coupled, emitter-coupled pairs 10 are composed of a first differential pair of npn bipolar transistors Q1 and Q2 whose emitters are coupled together and a second differential pair of npn bipolar transistors Q3 and Q4 whose emitters are coupled together.

Collectors of the bipolar transistors Q1 and Q3 are coupled together to be connected to one end 16 of an output end pair. Also, collectors of the bipolar transistors Q2 and Q4 are coupled together to be connected to the other end 17 of the output end pair. A differential output current ΔI_{OUT11} of the multiplier is derived from the pair of the output ends 16 and 17.

Bases of the transistors Q1 and Q4 are coupled together to be connected to one end 11 of a first input end pair. Bases of the transistors Q2 and Q3 are coupled together to

be connected to the other end 12 of the first input end pair.
The first input voltage V_1 is applied across the first input
end pair 11 and 12.

5 The cross-coupled, emitter-coupled pairs 10 described
above are substantially the same in configuration as the
cross-coupled, emitter-coupled pairs 50 of the conventional
Bi-MOS multiplier shown in Fig. 4.

10 The cross-coupled, source-coupled pairs 20 are composed
of a third balanced differential pair of n-channel MOS field-
effect transistors M5 and M6 whose sources are coupled
together, and a fourth balanced differential pair of n-
channel MOS field-effect transistors M7 and M8 whose sources
are coupled together.

15 The MOS transistors M5 and M6 have the same
transconductance parameter β_{11} and the MOS transistors M7 and
M8 have the same transconductance parameter β_{12} where $\beta_{11} \neq$
 β_{12} .

20 The coupled sources of the MOS transistors M5 and M6 are
connected to a first constant current source whose constant
current is I_{01} . The coupled sources of the MOS transistors
M7 and M8 are connected to a second constant current source
whose constant current is I_{02} . The first and second current
sources are arranged between the third and fourth differen-
tial pairs and the ground.

Drains of the MOS transistors M5 and M8 are coupled together to be connected to the coupled emitters of the bipolar transistors Q1 and Q2. Drains of the MOS transistors M6 and M7 are coupled together to be connected to the coupled emitters of the bipolar transistors Q3 and Q4.

The differential output current ΔI_{11} of the cross-coupled, source-coupled pairs 20 are outputted from the coupled drains of the MOS transistors M5 and M8 and the coupled drains of the MOS transistors M6 and M7.

Gates of the MOS transistors M5 and M7 are coupled together to be connected to one end 21 of a second input end pair. Gates of the transistors M6 and M8 are coupled together to be connected to the other end 22 of the second input end pair. The second input voltage V_2 is applied across the second pair of the input ends 21 and 22.

The differential output current ΔI_{11} of the cross-coupled, source-coupled pairs 20 are, if the input voltage range of V_2 is limited, expressed by the following equation (10) as

$$\Delta I = \beta_{11} \left(V_2 \sqrt{\frac{2I_{01}}{\beta_{11}} - V_2^2} \right) - \beta_{12} \left(V_2 \sqrt{\frac{2I_{02}}{\beta_{12}} - V_2^2} \right) \quad (10)$$

The equation (10) can be approximated by the following equation (11) as

$$\Delta I \approx V_2 \left[\sqrt{2\beta_{11}I_{01}} \cdot \left\{ 1 - \left(1 - \frac{1}{\sqrt{2}}\right) \cdot \left(\frac{\beta_{11}}{I_{01}}\right) \cdot V_2^2 \right\} - \sqrt{2\beta_{12}I_{02}} \cdot \left\{ 1 - \left(1 - \frac{1}{\sqrt{2}}\right) \cdot \left(\frac{\beta_{12}}{I_{02}}\right) \cdot V_2^2 \right\} \right] \quad (11)$$

$$(|V_2| \leq \sqrt{\frac{I_{0i}}{\beta_{1i}}}, \quad i = 1, 2)$$

The equation (11) provides a superior approximation of the equation (10) due to its little error.

To make the differential output current ΔI_{11} linear
5 relative to the second input voltage V_2 , it is seen from the equation (11) that the following relationship (12) needs to be satisfied.

$$\left(\frac{\beta_{11}}{\beta_{12}} \right)^{3/2} = \sqrt{\frac{I_{01}}{I_{02}}} \quad (12)$$

The MOS transistors M5 and M6 with the same
10 transconductance parameter β_{11} have the same ratio $(W/L)_1$ of their gate-widths W and gate-lengths L . Similarly, the MOS transistors M7 and M8 with the same transconductance parameter β_{12} have the same ratio $(W/L)_2$ of their gate-widths W and gate-lengths L . Further, the transconductance parameter ratio
15 (β_{11}/β_{12}) can be expressed using the ratios $(W/L)_1$ and $(W/L)_2$.

Therefore, the relationship (12) can be rewritten as

$$\left(\frac{(W/L)_1}{(W/L)_2} \right)^{3/2} = \sqrt{\frac{I_{01}}{I_{02}}} \quad (13)$$

Accordingly, if the driving currents I_{01} and I_{02} of the first and second constant current sources and the transconductance parameters β_{11} and β_{12} of the MOS transistors M5, M6, M7 and M8 have the above relationship (12) or (13), the differential output current ΔI_{11} can be improved in linearity.

Fig. 7 shows the input-output characteristic of the Bi-MOS multiplier of the first embodiment satisfying the above relationship (12) or (13). It is seen from Fig. 7 that the differential output current ΔI_{11} is linear within a relatively wide range of the second input voltage V_2 .

Since the cross-coupled, emitter-coupled pairs 10 are driven by the differential output current ΔI_{11} thus improved in linearity, a wider input voltage range can be obtained than the conventional one shown in Fig. 4 with no increase of the driving currents I_{01} and I_{02} .

In the first embodiment, the transconductance parameters β_{11} and β_{12} , in other words, the ratios $(W/L)_1$ and $(W/L)_2$ of the gate-widths W and gate-lengths L , are different from each other. However, the transconductance parameters β_{11} and β_{12} ,

or the ratios $(W/L)_1$ and $(W/L)_2$ may be the same as each other.

Fig. 8 shows a Bi-MOS multiplier.

5

Similar to the multiplier shown in Fig. 6, the Bi-MOS multiplier shown in Fig. 8 contains cross-coupled, emitter-coupled pairs 10 applied with a first input voltage V_1 and cross-coupled, source-coupled pairs 20a applied with a second input voltage V_2 . The cross-coupled, emitter-coupled pairs 10 are driven by a differential output current ΔI_{12} of the cross-coupled, source-coupled pairs 20a.

The cross-coupled, emitter-coupled pairs 10 are the same in configuration as those of Fig. 6, so that the description thereof is omitted here.

The cross-coupled, source-coupled pairs 20a are composed of a third balanced differential pair of n-channel MOS field-effect transistors $M5'$ and $M6'$ whose sources are coupled together, and a fourth balanced differential pair of n-channel MOS field-effect transistors $M7'$ and $M8'$ whose sources are coupled together.

The MOS transistors $M5'$, $M6'$, $M7'$ and $M8'$ have the same transconductance parameter β_{13} .

The coupled sources of the MOS transistors M5' and M6' are connected to a first constant current source whose constant current is I_{11} . The coupled sources of the MOS transistors M7' and M8' are connected to a second constant
5 current source whose constant current is I_{12} . The first and second current sources are arranged between the third and fourth differential pairs and the ground, respectively.

Drains of the MOS transistors M5' and M8' are coupled together to be connected to the coupled emitters of the
10 bipolar transistors Q1 and Q2. Drains of the MOS transistors M6' and M7' are coupled together to be connected to the coupled emitters of the bipolar transistors Q3 and Q4.

The differential output current ΔI_{12} of the cross-coupled, source-coupled pairs 20a is outputted from the coupled drains
15 of the MOS transistors M5' and M8' and the coupled drains of the MOS transistors M6' and M7'.

Gates of the MOS transistors M5' and M7' are coupled together through a first resistor (resistance: R_3) to each other. Gates of the MOS transistors M6' and M8' are coupled
20 together through a second resistor (resistance: R_3) to each other. Gates of the MOS transistors M7' and M8' are coupled together through a third resistor (resistance: R_4) to each other where $R_3 \neq R_4$.

The gate of the MOS transistor M5' is connected to one

end 21 of a second input end pair and the gate of the MOS transistor M6' is connected to the other end 22 of the second input end pair. A second input voltage V_2 is supplied to the second pair of the input ends 21 and 22 to be applied
 5 directly across the gates of the MOS transistors M5' and M6'.

A voltage produced by dividing the second input voltage V_2 i.e., (V_2/C_2) is applied across the gates of the MOS transistors M7' and M8', where C_2 is a divide ratio ($C_2 > 1$).

The divide ratio C_2 can be expressed by the following
 10 equation (11) as

$$C_2 = \frac{R4}{(2R3 + R4)} \quad (11)$$

The differential output current ΔI_{12} of the cross-coupled, source-coupled pairs 20a is, if the input voltage range of V_2 is limited, expressed by the following equation (12) as

$$15 \quad \Delta I = \beta_{13} \left(V_2 \sqrt{\frac{2I_{11}}{\beta_{13}} - V_2^2} \right) - \beta_{13} \left(\frac{V_2}{C_2} \sqrt{\frac{2I_{12}}{\beta_{13}} - \left(\frac{V_2}{C_2} \right)^2} \right) \quad (12)$$

The equation (12) can be approximated by the following equation (13) as

$$\Delta I_{12} \approx V_2 \left[\left(\sqrt{2\beta_{13}I_{11}} \cdot \left\{ 1 - \left(1 - \frac{1}{\sqrt{2}}\right) \cdot \left(\frac{\beta_{13}}{I_{11}}\right) \cdot V_2^2 \right\} \right. \right. \\ \left. \left. - \frac{1}{C_2} \sqrt{2\beta_{13}I_{12}} \cdot \left\{ 1 - \left(1 - \frac{1}{\sqrt{2}}\right) \cdot \left(\frac{\beta_{13}}{I_{12}}\right) \cdot \left(\frac{V_2}{C_2}\right)^2 \right\} \right] \right] \quad (13)$$

$$(|V_2| \leq \sqrt{\frac{I_{1i}}{\beta_{13}}}, \quad i = 1, 2)$$

To make the differential output current ΔI_{12} linear relative to the second input voltage V_2 , it is seen from the equation (13) that the following relationship (14) needs to be satisfied.

$$C_2^3 = \sqrt{\frac{I_{11}}{I_{12}}} \quad (14)$$

Therefore, the multiplier shown in Fig. 8 has an equivalent circuit configuration to that of the first embodiment, if the divide ratio C_2 satisfies the above relationship (14) and the transconductance parameter ratio (β_{11}/β_{12}) in the first embodiment shown in Fig. 6 have the following relationship (15) as

$$C_2 = \sqrt{\frac{\beta_{11}}{\beta_{12}}} \quad (15)$$

This means that the Bi-MOS multiplier shown in Fig. 8

embodiment has the same effect or advantage as that shown
in Fig. 6.

Fig. 9 shows a Bi-MOS multiplier according to a second
5 embodiment of the invention, which is substantially the same
in configuration as that of the first embodiment in Fig. 6
other than that the conductivity types of the respective
transistors used therein are opposite to each other.

In detail, the Bi-MOS multiplier of the second embodiment
10 contains cross-coupled, emitter-coupled pairs 10A applied with
a first input voltage V_1 and cross-coupled, source-coupled
pairs 20A applied with a second input voltage V_2 . The cross-
coupled, emitter-coupled pairs 10A are driven by a differen-
tial output current ΔI_{13} of the cross-coupled, source-coupled
15 pairs 20A.

The cross-coupled, emitter-coupled pairs 10A are composed
of a first differential pair of pnp bipolar transistors Q1a
and Q2a whose emitters are coupled together and a second
differential pair of pnp bipolar transistors Q3a and Q4a
20 whose emitters are coupled together.

Collectors of the bipolar transistors Q1a and Q3a are
coupled together to one end 16 of the output end pair. Also,
collectors of the bipolar transistors Q2a and Q4a are coupled

together to be connected to the other end 17 of the output end pair. A differential output current ΔI_{OUT13} of the multiplier is derived from the output pair of the ends 16 and 17.

5 Bases of the transistors Q1a and Q4a are coupled together to be connected to one end 11 of a first input end pair. Bases of the transistors Q2a and Q3a are coupled together to be connected to the other end 12 of the first input end pair. The first input voltage V_1 is applied across the first input
10 pair of the ends 11 and 12.

The cross-coupled, source-coupled pairs 20A are composed of a third balanced differential pair of p-channel MOS field-effect transistors M5a and M6a whose sources are coupled together, and a fourth balanced differential pair of p-
15 channel MOS field-effect transistors M7a and M8a whose sources are coupled together.

The MOS transistors M5a and M6a have the same transconductance parameter β_{21} and the MOS transistors M7a and M8a have the same transconductance parameter β_{22} , where $\beta_{21} \neq$
20 β_{22} .

The coupled sources of the MOS transistors M5a and M6a are connected to a first constant current source whose constant current is I_{21} . The coupled sources of the MOS transistors M7a and M8a are connected to a second constant

current source whose constant current is I_{22} . The first and second current sources are arranged between the third and fourth differential pairs and a constant voltage source (voltage: V_{cc}).

5 Drains of the MOS transistors M5a and M8a are coupled together to be connected to the coupled emitters of the bipolar transistors Q1a and Q2a. Drains of the MOS transistors M6a and M7a are coupled together to be connected to the coupled emitters of the bipolar transistors Q3a and Q4a.

10 Gates of the MOS transistors M5a and M7a are coupled together to be connected to one end 21 of a second input end pair. Gates of the transistors M6a and M8a are coupled together to be connected to the other end 22 of the second input end pair. The second input voltage V_2 is applied
15 across the second input end pair 21 and 22.

If the driving currents I_{21} and I_{22} of the first and second constant current sources and the transconductance parameters β_{21} and β_{22} of the MOS transistors M5a, M6a, M7a and M8a have such a relationship as the above expression (12)
20 or (13), the differential output current ΔI_{13} of the cross-coupled, source-coupled pairs 20A can be improved in linearity.

Therefore, similar to the first embodiment, a wider input voltage range of V_2 can be obtained than the conven-

tional one shown in Fig. 4 with no increase of the driving currents I_{21} and I_{22} .

Fig. 10 shows a Bi-MOS multiplier

5 which is substantially the same in configuration as that shown in Fig. 8 other than that the conductivity types of the respective transistors used therein are opposite to each other.

In detail, similar to multiplier shown in Fig. 8, this Bi-MOS multiplier contains the cross-coupled, emitter-coupled pairs 10A applied with a first input voltage V_1 , which are the same in configuration as those shown in Fig. 9, and cross-coupled, source-coupled pairs 20Aa applied with a second input voltage V_2 . The cross-coupled, emitter-coupled pairs 10A are driven by a differential output current ΔI_{14} of the cross-coupled, source-coupled pairs 20Aa.

The cross-coupled, source-coupled pair 20Aa is composed of a third balanced differential pair of p-channel MOS field-effect transistors M5a' and M6a' whose sources are coupled together, and a fourth balanced differential pair of p-channel MOS field-effect transistors M7a' and M8a' whose sources are coupled together.

The MOS transistors M5a', M6a', M7a' and M8a' have the

same transconductance parameter β_{23} .

The coupled sources of the MOS transistors M5a' and M6a' are connected to a first constant current source whose constant current is I_{31} . The coupled sources of the MOS transistors M7a' and M8a' are connected to a second constant current source whose constant current is I_{32} . The first and second current sources are arranged between the third and fourth differential pairs and a constant voltage source (voltage: V_{cc}).

Drains of the MOS transistors M5a' and M8a' are coupled together to be connected to the coupled emitters of the bipolar transistors Q1a and Q2a. Drains of the MOS transistors M6a' and M7a' are coupled together to be connected to the coupled emitters of the bipolar transistors Q3a and Q4a.

The differential output current ΔI_{14} of the cross-coupled, source-coupled pairs 20Aa is outputted from the coupled drains of the MOS transistors M5a' and M8a' and the coupled drains of the MOS transistors M6a' and M7a'.

Gates of the MOS transistors M5a' and M7a' are coupled together through a first resistor (resistance: R_1) to each other. Gates of the MOS transistors M6a' and M8a' are coupled together through a second resistor (resistance: R_1) to each other. Gates of the MOS transistors M7a' and M8a' are coupled together through a third resistor (resistance:

R2) to each other where $R1 \neq R2$.

The gate of the MOS transistor M5a' is connected to one end 21 of a second input end pair and the gate of the MOS transistor M6a' is connected to the other end 22 of the second input end pair. A second input voltage V_2 is supplied to the second input end pair 21 and 22 to be applied directly across the gates of the MOS transistors M5a' and M6a'.

If the driving currents I_{31} and I_{32} of the first and second constant current sources and the transconductance parameter β_{23} of the MOS transistors M5a', M6a', M7a' and M8a' have such a relationship as the above expression (12) or (13), the differential output current ΔI_{14} of the cross-coupled, source-coupled pairs 20Aa can be improved in linearity. Therefore, similar to the multiplier shown in Fig. 8, a wider input voltage range of V_2 can be obtained than the conventional one shown in Fig. 4 with no increase of the driving currents I_{31} and I_{32} .

Fig. 11 shows a Bi-MOS multiplier according to a third embodiment of the invention, which is equivalent to a combination of the cross-coupled, emitter-coupled pairs 10 shown in Fig. 6 and the cross-coupled, source-coupled pairs 20A shown in Fig. 9.

As shown in Fig. 11, a first constant current source (current: I_{41}) is connected to the coupled sources of the MOS transistors M5a and M6a and a second constant current source (current: I_{42}) is connected to the coupled sources of the MOS transistors M7a and M8a. The first current source is disposed between the third differential pair of the MOS transistors M5a and M6a and a constant voltage source (voltage: V_{cc}). The second constant current source is disposed between the fourth differential pair of the MOS transistors M7a and M8a and the constant voltage source.

Additionally, in the sixth embodiment, there is a third constant current source (current: $I_{41} - I_{42}$) between the coupled emitters of the transistors Q1 and Q2 and the ground. Also, there is a fourth constant current source (current: $I_{41} - I_{42}$) between the coupled emitters of the transistors Q3 and Q4 and the ground.

A differential output current ΔI_{15} of the cross-coupled, source-coupled pairs 20A is derived from the coupled drains of the transistors M5a and M8a and those of the transistors M6a and M7a.

A differential output current ΔI_{OUT15} of the multiplier is derived from the pair of the output ends 16 and 17.

Because the multiplier of the third embodiment is substantially the same in configuration as that of the first

embodiment in Fig. 6, the same effect or advantage as that of the second embodiment can be obtained.

Further, there is an additional advantage that the multiplier of the third embodiment can operate a lower supply voltage than that of the first embodiment. However, there arises a disadvantage that the total current of the multiplier becomes about three times as much as that of the first embodiment.

Fig. 12 shows another Bi-MOS multiplier, which is equivalent to a combination of the cross-coupled, emitter-coupled pairs shown in Fig. 6 and the cross-coupled, source-coupled pairs 20aA shown in Fig. 10.

As shown in Fig. 12, a first constant current source (current: I_{s1}) is connected to the coupled sources of the MOS transistors M5a' and M6a' and a second constant current source (current: I_{s2}) is connected to the coupled sources of the MOS transistors M7a' and M8a'. The first current source is disposed between the third differential pair of the MOS transistors M5a' and M6a' and a constant voltage source (voltage: V_{cc}). The second constant current source is disposed between the fourth differential pair of the MOS

transistors M7a' and M8a' and the constant voltage source.

Additionally, there is a third constant current source (current: $I_{s1} - I_{s2}$) between the coupled emitters of the transistors Q1 and Q2 and the ground. Also, there is a fourth constant current source (current: $I_{s1} - I_{s2}$) between the coupled emitters of the transistors Q3 and Q4 and the ground.

A differential output current ΔI_{16} of the cross-coupled, source-coupled pairs 20Aa is derived from the coupled drains of the transistors M5a' and M8a' and those of the transistors M6a' and M7a'.

A differential output current ΔI_{OUT16} of the multiplier is derived from the pair of the output ends 16 and 17.

Because of the multiplier shown in Fig. 12 is substantially the same in configuration as that shown in Fig. 8, the same effect or advantage as that of the multiplier shown in Fig. 8 can be obtained.

Further, there is an additional advantage that the multiplier can operate a lower supply voltage than that shown in Fig. 8. However, there arises a disadvantage that the total current of the multiplier becomes about three times as much as that shown in Fig. 8.

Fig. 13 shows a Bi-MOS multiplier according to a fourth embodiment of the invention, which is equivalent to a combination of the cross-coupled, emitter-coupled pairs 10A shown in Fig. 9 and the cross-coupled, source-coupled pairs 20 shown in Fig. 6.

As shown in Fig. 13, a first constant current source (current: I_{s1}) is connected to the coupled sources of the MOS transistors M5 and M6 and a second constant current source (current: I_{s2}) is connected to the coupled sources of the MOS transistors M7 and M8. The first current source is disposed between the third differential pair of the MOS transistors M5 and M6 and a constant voltage source (voltage: V_{cc}). The second constant current source is disposed between the fourth differential pair of the MOS transistors M7 and M8 and the constant voltage source.

A differential output current ΔI_{17} of the cross-coupled, source-coupled pairs 20 is derived from the coupled drains of the transistors M5 and M8 and those of the transistors M6 and M7.

A differential output current ΔI_{OUT17} of the multiplier is derived from the pair of the output ends 16 and 17.

Because the multiplier of the fourth embodiment is substantially the same in configuration as that of the first

embodiment in Fig. 6, the same effect or advantage as that of the first embodiment can be obtained.

Fig. 14 shows another Bi-MOS multiplier,

5 which is equivalent to a combination of the cross-coupled, emitter-coupled pairs 10A shown in Fig. 10 and the cross-coupled, source-coupled pairs 20a shown in Fig. 8.

As shown in Fig. 14, a first constant current source
10 (current: I_{11}) is connected to the coupled sources of the MOS transistors M5' and M6' and a second constant current source (current: I_{12}) is connected to the coupled sources of the MOS transistors M7' and M8'. The first current source is disposed

15 between the third differential pair of the MOS transistors M5' and M6' and a constant voltage source (voltage: V_{CC}). The second constant current source is disposed between the fourth differential pair of the MOS transistors M7' and M8' and the constant voltage source.

20 A differential output current ΔI_{17} of the cross-coupled, source-coupled pairs 20a is derived from the coupled drains of the transistors M5' and M8' and those of the transistors M6' and M7'.

A differential output current ΔI_{OUT17} of the multiplier is derived from the pair of the output ends 16 and 17.

Because the multiplier shown in Fig. 14 is substantially the same in configuration as that shown in Fig. 8, the same effect or advantage as that shown in Fig. 8 can be obtained.

Whilst the preferred forms of the present invention have been described, it is to be understood that modifications will be apparent to those skilled in the art without departing from the spirit of the invention. The scope of the invention, therefore, is to be determined solely by the following claims.

Each feature disclosed in this specification (which term includes the claims) and/or shown in the drawings may be incorporated in the invention independently of other disclosed and/or illustrated features.

CLAIMS

1. A Bi-MOS multiplier for multiplying first and second input voltages, comprising:

5 (a) cross-coupled, emitter-coupled pairs applied with said first input voltage;

(b) cross-coupled, source-coupled pairs applied with said second input voltage;

(c) said cross-coupled, emitter-coupled pairs being driven by a differential output current of said cross-coupled, source-coupled pairs; and

10 (d) said cross-coupled, emitter-coupled pairs being composed of a first differential pair of first and second bipolar transistors whose emitters are coupled together and a second differential pair of third and fourth bipolar transistors whose emitters are coupled together;

15 said collectors of said first and third bipolar transistors being coupled together and said collectors of said second and fourth bipolar transistors being coupled together, a differential output current being derivable from said coupled collectors of said first and third transistors and said coupled collectors of said second and fourth transistors;

20 bases of said first and fourth transistors being coupled together and bases of said second and third transistors being coupled together, said first input voltage to be applied across said coupled bases of said first and fourth transistors and said coupled bases of said second and third transistors;

(e) said cross-coupled, source-coupled pairs being composed of a third balanced differential pair of first and second MOS field-effect transistors whose sources are coupled together, and a fourth balanced differential pair of third and fourth MOS field-effect transistors whose sources are coupled together;

said first and second MOS transistors having the same transconductance parameter β_{11} and said third and fourth MOS transistors having the same transconductance parameter β_{12} ;

said coupled sources of said first and second MOS transistors being connected to a first constant current source whose current is I_{01} , and said coupled sources of said third and fourth MOS transistors being connected to a second constant current source whose constant current is I_{02} ;

drains of said first and fourth MOS transistors being coupled together to be connected to said coupled emitters of said first and second bipolar transistors, and drains of said second and third MOS transistors being coupled together to be connected to said coupled emitters of said third and fourth bipolar transistors;

said differential output current of said cross-coupled, source-coupled pairs to be output from said coupled drains of said first and fourth MOS transistors and said coupled drains of said second and third MOS transistors;

gates of said first and third MOS transistors being coupled together and
gates of said second and fourth transistors being coupled together, said second
input voltage to be applied across said coupled gates of said first and third
MOS transistors and said coupled gates of said second and fourth transistors;
and

said currents I_{01} and I_{02} of said first and second constant current sources
and said transconductance parameters β_{11} and β_{12} of said first, second, third
and fourth MOS transistors have such a relationship as

$$\left(\frac{\beta_{11}}{\beta_{12}}\right)^{3/2} = \sqrt{\frac{I_{01}}{I_{02}}}$$

2. A multiplier as claimed in Claim 1, further comprising

10 a third constant current source whose current is $(I_{01} - I_{02})$ connected to
said coupled emitters of said first and second bipolar transistors; and

a fourth constant current source whose current is $(I_{01} - I_{02})$ connected
to said coupled emitters of said third and fourth bipolar transistors.

3. A Bi-MOS multiplier substantially as herein described with reference to any
15 of Figures 6, 9, 11 and 13 of the accompanying drawings.



Application No: GB 9803110.7
Claims searched: 1-3

Examiner: D. Midgley
Date of search: 13 March 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.P): G4G GTN H3W WVX

Int Cl (Ed.6): G06G 7/16

Other: ONLINE:WPI

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	EP 0171653 (HP)	1

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.